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Abstract33
This paper focuses on the performance of analog readout electronics (built-in
amplifier) integrated on the high-voltage (HV) CMOS silicon sensor chip, as
1Corresponding author, email: zhijun.liang@cern.chPreprint submitted to Elsevier September 19, 2016
well as its radiation hardness. Since the total collected charge from minimum
ionizing particle (MIP) for the CMOS sensor is ten times lower than for
a conventional planar sensor, it is crucial to integrate a low noise built-in
amplifier on the sensor chip to improve the signal to noise ratio of the system.
As part of the investigation for the ATLAS strip detector upgrade, a test
chip that comprises several pixel arrays with different geometry, as well as
standalone built-in amplifiers and built-in amplifiers in pixel arrays has been
fabricated in a 0.35 µm high-voltage CMOS process. Measurements of the
gain and the noise of both the standalone amplifiers and built-in amplifiers
in pixel arrays were performed before and after gamma radiation of up to
60 Mrad. Of special interest is the variation of the noise as a function of
the sensor capacitance. We optimized the configuration of the amplifier for
a fast rise time to adapt to the LHC bunch crossing period of 25 ns, and
measured the timing characteristics including jitter. Our results indicate an
adequate amplifier performance for monolithic structures used in HV-CMOS
technology. The results have been incorporated in the next submission of a
large-structure chip.
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1. Introduction to ATLAS phase-II upgrade35
The next major upgrade phase of the Large Hadron Collider (LHC) is cur-36
rently foreseen to be completed in 2024 [1]. It is called the High Luminosity-37
LHC (HL-LHC), and it aims to increase the integrated luminosity to about38
ten times the original LHC design luminosity, resulting in an additional inte-39
grated luminosity of around 2500 fb−1over ten years. These data will improve40
the precision of the measurement of the Higgs properties and enhance the41
sensitivity to search for new physics.42
Silicon micro-strip sensors in the upgraded ATLAS experiment at the43
HL-LHC will be exposed to particle fluences of up to 2 × 1015 neq/cm2 [2].44
Another challenge in HL-LHC operation is that the number of pile-up in-45
teractions per crossing will increase to 140, which is about ten times larger46
than for the current LHC. The existing ATLAS inner detector (ID) cannot47
maintain the tracking performance due to this huge increase in the channel48
occupancy. Therefore, a completely new ATLAS inner tracker is needed for49
the HL-LHC data taking. The sensors need to be designed with finer gran-50
ularity than the existing tracker to meet the challenges of very high pile-up51
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and to be able to reconstruct tracks in the core of multi-TeV jets.52
2. Introduction to CMOS based silicon sensor53
CMOS sensors can combine both silicon sensors and readout process-54
ing circuitry on one single CMOS-chip, which will significantly simplify the55
process of detector module building. CMOS sensors can provide high granu-56
larity, and the pitch of the strip sensor can be reduced to below 50 µm. Due57
to small feature size, this technology has the potential to be radiation hard.58
The cost of CMOS sensor fabrication has the potential to be significantly less59
compared to conventional planar sensors. Furthermore, CMOS-based sensors60
collect charge from a thin depleted region so the sensor can be thinned down61
to 50 µm to reduce material. The major drawback of the CMOS-based sen-62
sor is that it has a ten times lower total collected charge from a MIP than63
the conventional planar sensor. It is crucial to integrate a low noise built-in64
amplifier on the sensor chip to improve the signal to noise ratio of the system.65
3. Designing strip sensor with CMOS active pixel array66
In ATLAS Run1, the strip detector consists of double sided modules,67
where a pair of conventional planar sensors are back-to-back with 40 mrad68
stereo angle for the second coordinate measurement.69
In order to use CMOS technology to build a strip sensor for the AT-70
LAS upgrade, the basic design will be very different compared to the Run71
1 detector. A full-size CMOS sensor is being designed for the ATLAS strip72
upgrade as shown in Fig. 1 (a). It is a single-sided sensor, which consists73
of 512 strips. Each strip has 32 segments that can provide the second co-74
ordinate measurement. Each segment is an active pixel with analog frontend75
(including built-in amplifier) and comparators.76
The digital encoding is performed at the periphery of the CMOS chip.77
There is a hit encoding structure manages hits on each strip. Its purpose is78
to perform a sequential scan across the 32 segments of a strip and record the79
segment that was hit. Strip encoding can select up to 8 hits per 128 strips80
at 320 MHz per 25 ns bunch crossing. Preliminary physics simulation study81
shows that this readout architecture can meet the occupancy specifications82
for a strip detector for ATLAS Phase II physics.83
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(a) (b)
Figure 1: (a) The preliminary design of pixel array for full-size strip sensor (b) The
preliminary design of CMOS strip sensor chip with pixel arrays and periphery.
(a) (b)
Figure 2: (a) A photo of HV-CHESS1 test chip (b) The layout of HV-CHESS1 test chip.
4. CMOS test chips84
Two test chips have been fabricated in a AMS 0.35 µm high-voltage85
CMOS (HV-CMOS) process. The test chip HVStrip1 contains NMOS and86
PMOS transistors, a passive diode, and a 22x2 array of diode pixel sensors87
with active components implemented on the sensors. It can be used for a88
variety of active pixel characterizations.89
Another test chip HV-CHESS1 contains several pixel matrices with differ-90
ent geometry, as well as built-in amplifier and stand-alone amplifier arrays.91
It permits pixel geometry optimization and characterization of a standalone92
built-in amplifier. A photo of HV-CHESS1 is shown in Fig. 2 (a), and the93
layout of HV-CHESS1 is shown in Fig. 2 (b).94
5. Transistor performance in HV-CMOS chips95
During the HL-LHC lifetime, the ATLAS strip detectors are expected to96
receive a dose of no more than 600 kGy of ionizing radiation. To understand97
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(a) (b)
Figure 3: (a)The source-drain current in NMOS transistors of HVStrip1 chip as a function
of gate voltage after gamma irradiation for (a) a linear layout transistor, (b) a circular
layout transistor. The layout of a linear layout transistor and a circular layout transistor
are also shown, and the gate in the yellow layer of the layout figure.
the radiation hardness of the electronics on CMOS chips, two type of NMOS98
transistor on HVStrip1 chip, as shown in Fig. 3, have been designed . The99
first one is a conventional linear transistor, while the other is designed in a100
circular (or enclosed) configuration which is expected to be radiation hard.101
To test the radidation hardness, HVstrip1 chips were exposed to X-rays102
with a most probable energy of 35 keV [3]. Fig. 3 shows that source-drain103
current in NMOS transistors of HVStrip1 chip as a function of gate voltage104
after different doses of X-rays gamma irradiation. The source-drain current105
of NMOS transistor with linear layout increased significantly after gamma106
irradiation. This behavior is consistent with competing effects of oxide charge107
generation and the activation of interface traps [4]. At the same time, the108
circular layout NMOS transistors are not sensitive to gamma irradiation up109
to 600 kGy, which meets the radiation hardness requirements of the ATLAS110
phase II strip detector. Measurements of other devices on the HVStrip1 chip111
have been reported in Ref. [6, 7].112
6. Built-in amplifier performance in HV-CMOS chips113
A low noise built-in amplifier is used in the active pixel arrays in the HV-114
CHESS1 chip. The original design of amplifier is from Ivan Peric [5]. There115
are many configurable biases, including the bias in source followers (InSF)116
and feedback current (iFB).117
In order to characterize the performance of this built-in amplifier, we use118
an external pulser to inject a fast signal on the amplifier input through a119
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(a)
Figure 4: The amplifier output pulse shape with fast pulses from external pulser as input.
built-in calibration capacitor (50 fF ). The amplifier output pulse shape for120
different input signals is shown in Fig. 4.121
Based on the amplifier output pulse shape, the response curve of this122
standalone built-in amplifier is characterized and shown in Fig. 5 (a). Total123
collected charge from a MIP in a HV-CMOS sensor is more than 1500 e−.124
According to the response curve, the gain of this built-in amplifier is about125
1000 mV/fC at 1500 e− input charge before irradiation. The measured gain126
agrees reasonablely well with the results from simulations. The gain increased127
to 1900 mV/fC at 1500 e− input charge after 3 Mrad gamma irradiation.128
The radiation hardness study in HVStrip1 chip shows that the noise also129
increased with gamma irradiation dose as shown in Fig. 5 (b).130
Combining two results in Fig. 5, the signal-to-noise ratio for a MIP signal131
in HV-CMOS sensor would have been above 50 if one could neglect the132
influence of the in pixel n-well capacitance.133
The configuration of the amplifier is optimized for a fast rise time to adapt134
to the LHC bunch crossing period of 25 ns. The timing performance of the135
standalone built-in amplifier on HV-CHESS1 chip is also characterized using136
an external pulser. The measured signal rise time is shown in Fig. 6 (d).137
According to Fig. 6, the timing jitter using different thresholds on amplifier138
output as a function of input charge is evaluated and shown in Fig. 6 (a).139
The time walk effect is evaluated by comparing the time stamp of the signal140
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Figure 5: (a) Response curve of a standalone built-in amplifier on HV-CHESS1 chip. Due
to uncertainty on capacitance load (Cload), three response curve predicted by simulations
with different Cload are also provided. (b) The noise level of a standalone built-in amplifier
on HVStrip1 chip as a function of gamma irradiation dose.
crossing threshold for different amounts of input charge. The uncertainty141
due to time walk effect is stable within ±5ns as shown in Fig. 6 (b). The142
uncertainty due to time walk and jitter is significantly less than the LHC143
bunch crossing time (25 ns). In order to evaluate the dead time of each144
pixel, pulse width using different threshold on amplifier output as a function145
of input charge is also evaluated and shown in Fig 6 (c). A typical dead time146
for 1500 e− input charge is less than 400 ns. Since there are 32 pixels in one147
strip in a full-size CMOS sensor, the effective dead time for a strip is 12.5 ns.148
7. Active pixel response to Sr90 electrons149
The active pixel performance in HV-CHESS1 chip is evaluated by expo-150
sure to beta radiation from Sr90. The energy spectrum from the beta decay151
of Sr90 is a continuum up to its end point energy of 2.2 MeV . A scintillator152
was placed below the chip to select high energy minimum ionizing electrons.153
A typical pulse shape of active pixel response to Sr90 electrons is shown in154
Fig 7. The noise in an active pixel output is slightly higher than an isolated155
built-in amplifier due to the influence of the in pixel n-well capacitance. The156
signal-to-noise ratio for MIP signal in active pixel is still sufficient. The157




Figure 6: (a)The timing jitter using different threshold on amplifier output as a function
of input charge (b) The time walk at various amount of input charge (c) Pulse width using
different threshold on amplifier output as a function of input charge. (d) Signal rise time
(a)
Figure 7: (a) A typical pulse shape of active pixel response to Sr90 electrons. The pixel
size is 45 µm × 800 µm.
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8. Summary159
The HV-CMOS sensor technology is being developed as an alternative160
solution for ATLAS Phase II strip detector upgrade. To withstand the much161
harsher radiation in HL-LHC, two prototypes of radiation hard CMOS test162
chips (HVStrip1 and HVCHESS1) have been fabricated using the AMS H35163
process .164
The circular layout transistors are tested, and the results verify their165
radiation hardness, fulfilling the requirements of HL-LHC operations.166
The standalone built-in amplifier in the CMOS test chips has been char-167
acterized. The uncertainty due to timing jitter and time walk effect is about168
5 ns level, which is within a single LHC bunch crossing resolution (25 ns).169
The gain of the built-in amplifier is verified to be sufficient to readout small170
signal (1500 e−), which is the lower limit of MIP signal from active pixel.171
A prototype of a full-size strip sensor with fully digital readout is being172
developed. It will be fabricated in the next few months, and the readout173
architecture will be tested next year.174
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